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Stress-Induced Leakage Current in p
Poly MOS Capacitors with Poly-Si
and Poly-Si Ge Gate Material
V. E. Houtsma, J. Holleman, C. Salm, F. P. Widdershoven, and P. H. Woerlee
Abstract—The gate bias polarity dependence of stress-induced
leakage current (SILC) of PMOS capacitors with a p+ polycrys-
talline silicon (poly-Si) and polycrystalline Silicon-Germanium
(poly-Si0:7Ge0:3) gate on 5.6-nm thick gate oxides has been inves-
tigated. It is shown that the SILC characteristics are highly asym-
metric with gate bias polarity. This asymmetric behavior is ex-
plained by the occurrence of a different injection mechanism for
negative bias, compared to positive bias where Fowler–Nordheim
(FN) tunneling is the main conduction mechanism. For gate
injection, a larger oxide field is required to obtain the same
tunneling current, which leads to reduced SILC at low fields.
Moreover, at negative gate bias, the higher valence band position
of poly-SiGe compared to poly-Si reduces the barrier height for
tunneling to traps and hence leads to increased SILC. At positive
gate bias, reduced SILC is observed for poly-SiGe gates compared
to poly-Si gates. This is most likely due to a lower concentration
of Boron in the dielectric in the case of poly-SiGe compared to
poly-Si. This makes Boron-doped poly-SiGe a very interesting
gate material for nonvolatile memory devices.
Index Terms— Fowler–Nordheim tunneling, oxide reliability,
PMOS, poly-SiGe, SILC, valence band tunneling.
I. INTRODUCTION
STRESS-INDUCED LEAKAGE CURRENT (SILC) limitsthe scaling of the gate oxide thickness for nonvolatile
memories. Until now, SILC was studied mainly for n -doped
polycrystalline silicon gate material [1], [2]. Recently a larger
tunnel barrier height and different conduction mechanism for
gate injection have been proposed for Boron-doped p -gates
[3], [4]. SILC in p-type gate devices has not been studied in
detail yet.
In this paper the DC-SILC characteristics of PMOS capac-
itors with p -gate material and 5.6-nm oxide thickness are
studied. P -gates with polycrystalline silicon (poly-Si) and
polycrystalline Silicon-Germanium (poly-Si Ge ) [3], [5]
were used to study the influence of the gate workfunction on
gate current and SILC currents. Asymmetric SILC (gate bias
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polarity) and reduced SILC for poly-Si Ge gate devices
were observed.
II. EXPERIMENTAL
PMOS capacitors were fabricated on 10 -cm n-type silicon
substrates. A high-quality gate oxide with 5.6 nm thickness
(ellipsometric) was grown in diluted dry oxygen. Undoped
poly-Si and poly-Si Ge layers (200 nm thick) were de-
posited using a LPCVD system [6]. Gate doping was done
by a 20 keV, cm BF implant followed by
an anneal at 850 C for 30 min. Electrical stress has been
applied on cm MOS capacitors using constant
current stress conditions of mA/cm DC-
SILC was measured in a similar way (see [1]). The oxide
electric field was determined by integration of the quasi-static
capacitance–voltage ( ) curves using (1)
(1)
III. RESULTS AND DISCUSSION
Quasi-static curves for capacitors with p poly-Si
and p poly-SiGe gate show a shift of the flatband voltage
from V (poly-Si) to V (poly-SiGe)
[7], which agrees well with previous data [3], [5]. It is caused
by a shift in valence band position [5].
Fig. 1 shows the – characteristics of unstressed poly-
Si and poly-SiGe capacitors for substrate- and gate-
injection conditions. The onset of conduction for
occurs at significantly higher oxide field than for
condition. Note the difference between poly-Si and poly-
SiGe for For , the – curve can be fitted with
the standard Fowler–Nordheim (FN) expression with a barrier
height of eV. For , a fit with an FN expression
cannot be obtained unless unphysical fit parameters are used.
To evaluate the conduction mechanism for gate injection, the
gate, diode, and substrate currents were measured by means of
carrier separation technique applied to gate-controlled diodes
with p -diode and n-substrate grounded [7]. For the
condition, both the substrate and diode currents are larger than
the gate current [7]. The larger substrate current compared to
the gate current indicates that an avalanche
process is taking place. This is not expected when hole
tunneling from the substrate to the gate dominates the gate
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Fig. 1. J–Eox measurements of unstressed p+ poly-Si and poly-Si0:7Ge0:3
gate MOS capacitors on 5.6-nm thick gate oxides.
current. It appears that the gate current at is caused
by electron injection from the gate. There are two possible
mechanisms for electron injection from the gate. Firstly,
tunneling of minority carriers i.e., electrons in the conduction
band (MCT) from the gate could occur at high negative gate
bias when active gate doping is low. The band bending (gate
depletion) at the gate-SiO interface for increases the
electron surface concentration.
For high active gate doping at the gate-SiO interface,
as in our sample, this mechanism is less probable since
gate depletion is reduced. Moreover, temperature dependent
measurements on the – characteristics reveal no
temperature dependence, thus ruling out MCT. A second possi-
bility is valence band tunneling (VBT) [3], [4]. Gate currents
are either influenced by the workfunction for valence band
tunneling or by the bandgap of the gate material for the MCT
mechanism. It appears that the carrier injection mechanism
in p -poly gate devices is different for gate and substrate
injection conditions. The mechanism is similar to that
for n -poly gate devices, i.e., FN electron tunneling from the
substrate conduction band. For gate injection, a significantly
larger oxide field is required to obtain the same tunneling
current as for substrate injection conditions. This will influence
the SILC characteristics— results will be shown below.
In Fig. 2, the – characteristics of p poly-Si gate
devices are shown after various stress intervals. For
injection, SILC becomes apparent at much higher Fur-
thermore, the field dependence is different from that at
i.e., non-FN-like. At comparable oxide field, the SILC is orders
of magnitude smaller for stress than for stress.
Hence, there is a strong asymmetry of the SILC currents with
stress polarity. This is different from n -poly gate devices [1],
[2], [7], where SILC is almost symmetric with gate polarity.
For , the SILC current after stress can be described
well by an FN expression with an effective barrier height of
eV. This is similar to values obtained for n -poly
devices [1]. For gate injection, the SILC characteristics cannot
be described by the FN expression with fixed barrier height.
An (unphysical) FN fit of the SILC current results in a barrier
height around eV, indicating a much stronger field
dependence and different tunneling mechanism.
Fig. 2. J–Eox curves of p+ poly-Si gates before and after stress. Injection
of stress takes place from the substrate for +Vg and from the gate for  Vg
under constant current stress conditions of Jstress = 0:1 mA/cm2:
Fig. 3. J–Eox curves of p+ poly-Si0:7Ge0:3 gates before and after stress.
Injection of stress takes place from the substrate for +Vg and from the gate
for  Vg under constant current stress conditions of Jstress = 0:1mA/cm2:
It has been observed that SILC is proportional to the
neutral trap density created during stress [1], [2], and models
based on inelastic trap-assisted-tunneling (TAT) are used to
describe SILC [9]. The observed bias asymmetry in SILC
could possibly be related to a larger tunneling barrier height
for TAT or a different position of the traps for the stress
conditions. In Fig. 3, the – characteristics of the poly-
SiGe devices are shown. For conditions, the SILC current
is strongly reduced compared to the p poly-Si reference
devices. For conditions, the SILC current is significantly
larger at the same oxide field than for the p-type poly-Si
device. The reduced SILC of the poly-SiGe devices for
stress could be the result of a reduced Boron incorporation in
the gate oxide. A larger solid solubility and smaller diffusivety
of Boron in poly-SiGe lead to a reduced incorporation of
Boron in the dielectric [3], [6]. Hence, a lower neutral trap
density and reduced SILC for poly-SiGe gates is expected
[1], [2], [10]. This is supported by the increased charge-to-
breakdown of furnace-annealed poly-SiGe devices [3], [7].
The increased SILC observed for the condition for poly-
SiGe compared to p poly-Si devices could be caused by a
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shift in the valence band position. The valence band shift of
poly-SiGe reduces the barrier height for tunneling to traps and
hence leads to an increase of SILC.
IV. CONCLUSIONS
In summary, both the position of the valence band of
the gate material and Boron penetration into the gate oxide
strongly influence the SILC characteristics. The reduced SILC
observed in p -poly devices for polarity could be attrac-
tive for nonvolatile memory devices. Boron-doped poly-SiGe
may be a very interesting gate material due to a low SILC at
and better gate oxide quality.
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